The massive development of Hybrid and Electrical Vehicles is strongly impacting the semiconductor industry demanding for highly reliable Power Electronic components. These challenges mainly originate from Silicon Carbide MOSFET’s superior properties allowing high power, high temperature capability, fast switching transients and high electric field operations. All these features can be obtained in a significant reduced chip area. In order to benefit from the disrupting advantages of these wide band gap semiconductor based power devices, a strong focus on silver sintering, as one of the most promising die attach technologies, is needed to withstand these challenging requirements. The aim of this work is to develop an integrated methodology, numerical and experimental, to assess the Ag sintering die attach process for a SiC power MOSFET. Different process parameters have been benchmarked by means of physical analyses, performed at time zero and also after liquid-to-liquid thermal shock aging test. The sintering flakes densification process has been reproduced by Finite Element Analysis and the obtained morphological texture has been used for extracting the mechanical properties of the layer as a function of the thermo-compression process itself. A simulation method, based on the evaluation of the inelastic strain accounted per cycle has been used for matching the experimental results according to an aging model. Furthermore, it has been predicted the silver sintering performances considering an active temperature cycle. The proposed methodology has supported the optimization of silver sintering parameters and has calculated the reliability performances of the silver sintering joint due to costumer-like active temperature cycle. Negligible sintering degradation has been carried out with a predicted number of cycles over two millions, suggesting die attach failure is not a relevant reliability bottleneck.

Source : Silicon carbide die sintering layer: manufacturing process optimization and modeling | SpringerLink